

© EPODOC / EPO

PN - JP2002304236 A 20021018
PD - 2002-10-18
OPD - 2001-04-05
PR - JP20010106623 20010405
TI - MONITORING SYSTEM
IN - SAEKI TSUTOMU; DOUE MASANAO; HISADA YOSHIKI; JINNO HIROYUKI
PA - HITACHI LTD
IC - G06F1/26
FI - G06F1/00&334H

© WPI / DERWENT

TI - Error monitoring system for information processor, outputs signal, when information about change of state of electronic devices such as information processor, interface bus confirms registered information
PR - JP20010106623 20010405
PN - JP2002304236 A 20021018 DW200278 G06F1/26 012pp
PA - (HITA) HITACHI LTD
IC - G06F1/26
AB - JP2002304236 NOVELTY - A monitoring apparatus (1) monitors the change of state of electronic device such as information processor, and outputs related information through a communication device. An instruction unit produces a signal, when the change of state information confirms the registered information.
 - USE - Error monitoring system for electronic device such as information processor, memory device.
 - ADVANTAGE - The error information is notified effectively. The operation of the sub CPU with respect to the commander from a main CPU is performed easily.
 - DESCRIPTION OF DRAWING(S) - The figure shows a block diagram of the error monitoring system. (Drawing includes non-English language text).
 - Monitoring apparatus 1
 - (Dwg.1/5)
OPD - 2001-04-05
AN - 2002-719003 [78]

© PAJ / JPO

PN - JP2002304236 A 20021018
PD - 2002-10-18
AP - JP20010106623 20010405
IN - JINNO HIROYUKI; HISADA YOSHIKI; SAEKI TSUTOMU; DOUE MASANAO
PA - HITACHI LTD
TI - MONITORING SYSTEM

- AB** - **PROBLEM TO BE SOLVED:** To provide a device for performing the power supply interlocking operation and the error notification without remodeling each device in a device system comprising an information processor and a storage device connected to each other by an interface bus cable for the system management operated by the operation of a sub CPU which is independently operated from a command from a main CPU.
- **SOLUTION:** A monitor device having the same interface is connected to the device system comprising the information processor and the storage device connected to each other by interface bus cable. The monitor device has a power supply state register storing the power supply state of the information processor and the storage device. The monitor device includes an error information list storing every error information which can occur in the information processor and the storage device. When the state is changed in one component of the information processor, and the information is transmitted from the information processor with the state change in the interface bus cable, the monitor device checks the register in the information processor with the state change, and checks the content of the state change.
- I** - G06F1/26